Telecom supplies need to conform to low Total Harmonic Distortion (THD) and high Power Factor (PF) as per IEC 61000-3-2 and IEEE 519-1992 standards. These high rating power supplies use a three phase utility in which low THD and high PF are realized via various passive and active wave shaping schemes. In this paper, a new design for three phase telecom power supplies is presented with circuit parameter values optimized for high performance in terms of a low THD, high PF, low ripple and high line and load regulation using a suitable combination of various strategies. The performance of the power supply is validated by extensive simulations.
I. INTRODUCTION
The increased use of telecom systems have led to increased harmonic content being injected into the utility and a low power factor. Both of these are caused by the non linear load behavior of [1] conventional diode rectifiers. High THD (Total Harmonic Distortion) violates EMI while a low PF (Power Factor) [1] is undesirable in electrical utilities. Telecom supplies now have to conform to low THD and high PF as per IEC 61000-3-2 and IEEE 519-1992 standards [1] . Low power (< 2 kW) supplies, usually employ single phase systems, while for high power (2 to 15 kW) systems employ three phase systems [1] - [10] .
Single phase systems invariably use active Power Factor Correction (PFC) schemes, in which by active switching and control (Switched Mode Rectifiers SMR) of the line current, the current is made to follow a sinusoidal reference (usually the mains refernce waveform) so that it mimics the line voltage. This acheives unity PF and reduces THD to low levels. Most of such schemes require detection of the line current so that it may be incorporated into the feedback loop. Converters operating at a high frequency provide the benefits of galvanic isolation, a smaller size transformer and filter components. Single phase systems with a P < 1kW have been reported which need line current detection [2] , and which do not need Tel: +91-9915233293, Panjab University * Dept of Electrical Eng., Indian Institute of Technology Delhi, India current detection [3] . By the incorporation of a suitable PI (Proportional and Integral) voltage controller scheme, good output voltage regulation has been reported in [4] and [5] . A single phase circuit with a phase shifted PWM with unity PF and a low THD in the context of a UPS has been reported in [6] . For higher power, three phase utility based supplies are used in most applications. Three phase systems offer six pulse rectifications that inherently have a low THD and high PF. In these systems, both the passive and active wave shaping schemes are used for improving power quality at the ac mains. Passive schemes are used for low power low cost applications that avoid costly and complex active circuitry and for very high power applications where it is difficult for active control components to meet the high ratings. The intermediate power range uses both passive and active schemes.
Among the three phase systems using passive schemes, the use of multi-pulse (12-18 pulse or higher) rectifiers [7] offers an inherent low THD and high PF. An 18 pulse converter using a passive scheme, having a PI voltage controller [9] for good line and load regulation has been reported for a 12 kW supply. Active control schemes have been reported [2] - [10] where each individual phase has active control corresponding to single phase systems schemes. They offer all the advantages mentioned for single phase systems with a reduced THD and near unity PF due to the inherent multi-pulse feature. Additionally, by connecting the output secondary windings of boost dc-dc converters in series, the currents in the three phases are equalized leading to balanced three phase currents.
In this paper a new design for a three phase ac mains fed supply for a 60 Vdc and up to 300 A load is presented with circuit parameter values optimized for operation at high power (up to 18 kW) from a three phase utility, using a combination of several techniques. The individual phases use a PS-PWM (phase shifted -pulse width modulation) SMR (switched mode rectifier) [6] scheme that yields a very low THD (<4%) and near unity PF in the line currents of three phases. The series connection of converter secondary windings yields balanced three phase currents and galvanic isolation with the use of a light high frequency transformer, as in [9] and it provides 6 pulse rectification. Both of these together result in a smaller filter capacitor. A common PI controller at the output provides excellent line and load regulation. The design and operation of the proposed supply is validated by extensive simulations in MATLAB.
II. BASIC WORKING OF A SMR PS-PWM CIRCUIT
The circuit shown in Fig. 1 uses a diode rectifier at the AC mains, followed by a switched mode converter. It is supplied a rectified voltage V R and draws a current I R from the mains as per the switching scheme of the switches, and so it is called a Switched Mode Rectifier (SMR).
The input voltage V R to the boost converter is a diode bridge rectified voltage from the mains voltage V L , feeding a series inductor L 1 . This is followed by a dc-dc converter circuit feeding a HF transformer primary winding. The capacitor C 1 is not for reducing the ripple in V R rather, it reduces the harmonic reverse feed into the mains feeder lines, and so it is quite a small value. The converter switches T1, T2, T3 and T4 are suitably paralleled by free wheeling diodes (D 1 through D 4 ). The switches in one mode called the "transfer mode" of operation take the rectified mains voltage at its input and creates an alternating voltage on the converter primary winding, where the induced voltage in the secondary winding is full-wave rectified and supplied to the load R and duly paralleled by the filter capacitor C 2 for reducing voltage ripple. In this mode, the value of inductor current I R reduces as the energy stored in the inductor is transferred to the load. In another mode, called the "storing mode," the primary winding is shorted by the switches storing the energy in the inductor, so that I R increases. By adjusting the timings of the "storing mode" and "transfer mode" the current I R can be shaped to be a sinusoidal waveform. 
A. Energy Transfer Mode
In the "transfer mode" when the switches in cross locations i.e. T1 and T4 are ON (T1 = T4 = logic 1) and the other two cross switches T2 and T3 are OFF (T2 = T3 = logic 0), a polarity with top +ve in the primary winding as shown in Fig.2(c) is created. This transfer cycle is immediately succeeded by a "storing mode" cycle to be described in the next section. In the succeeding cycle, the switches T2 and T3 are ON while T1 and T4 are OFF to create a reverse polarity across the primary winding as shown in Fig. 2(e) . The alternating voltage on the primary winding is "stepped down" in the secondary winding and full-wave rectified in the secondary winding circuit. In the transfer mode, voltage is induced in the secondary winding and the current flows in the secondary winding circuit feeding a current to the load R. This mode is called the "transfer mode," meaning that the energy is transferred from the primary winding to the secondary winding circuit. The energy is transferred from the inductor L 1 to R, so that the inductor current I R reduces to a lower value.
The energy transferred to the load depends on the ON period of the cross switches when compared to the full cycle period. The ON period of 'T1 & T4' or 'T2 & T3' given by the "logic high" duration of T = T1.T4 + T2.T3 and is called the "transfer period" in the energy transfer mode. This period is variable and it is adjusted in the control scheme dynamically by comparing the reference and sensed dc voltages to offer good line and load regulation.
B. Energy Storing Mode
In this mode, in one cycle, the pair of switches in series say T1 & T2 in one path are turned ON while the corresponding pair of switches in the second path (T3 & T4) are kept OFF as shown in Fig. 2(b) . In another cycle, T3 & T4 are ON while T1 & T2 are OFF as in Fig. 2(d) . In this mode, the primary winding of the transformer is shorted by the switches, so that no energy is transferred to the secondary winding but instead the circuit in this mode allows the current I R to build in the inductor L 1 and thereby increases energy stored in the inductor. Therefore, this mode is called the "storing mode." Its duration is given by the "logic high" period of T2.T3 + T1.T2 which is the complement of T.
C. Timing Sequence of Storing and Transfer Modes
The gating scheme of the converter switches is such that the energy "storing" and "transfer" modes are activated alternately. The time period of the control pulses is kept constant. Part of the time period the inductor is "storing" energy while in the remaining part of the period the energy is transferred to the load. This cycle of alternating storing and transfer modes is shown in Fig.2 (b) through (e). The flow of the current is illustrated by dotted lines.
D. PWM Signal Generation Scheme
The circuit for generation of a control signal V control for PWM is shown in Fig. 3 . The error V e between the reference dc voltage V set and the sensed dc voltage V dc is subjected to a proportional and integral (PI) controller as shown in Fig. 3 . This is multiplied by the reference ac voltage V ac ref (mains) voltage sampled from the line voltage so that the "total reference" signal contains the shape information of the mains voltage, and the output dc amplitude information from the PI controller signal. The sampled line current I L is then compared with the "total reference" and the net error signal between the two is amplified and constitutes the control signal V control that is then compared with a high frequency triangular wave to generate the PWM waveform P.
In the positive cycle of the current if:
Similarly, in negative cycle of the current if:
E. Effects of the Energy Store and Transfer Mode Timings on the Rectifier Current Wave Shape and Output dc Voltage
It can be seen form Fig. 4 that if the PWM P waveform "high" period is large, then the "storing mode" lasts longer than the "transfer time," so that the rectifier current I R increases in magnitude. For a smaller "high" time of P, the storing time is less than the transfer time so that the inductor current will be reduced. For equal times of energy storing and energy transfer, the rectifier current will be constant. Thus by measuring the error between the line voltage normalized shape and the sensed rectified current shape and making the pulse width of PWM pulses P proportional to the amplified error, the storing and transfer times can be relatively adjusted to make the current shape follow the voltage shape. This causes a reduction in the THD and makes PF unity in the mains current. By making the amplitude of the sinusoidal shaped current proportional to the error between reference voltage V set and the sensed output voltage V dc , good line and load regulation can be obtained. A PI control scheme is used in dc voltage error correction to give good regulation of the output dc voltage.
III. PROPOSED THREE PHASE HIGH PERFORMANCE TELECOM SUPPLY
The control circuit described above is extended to a three phase circuit [9] as in Fig. 5 except for the PI voltage controller, which being at the output, is common to the three phases. The control pulses T1-T4 generated in each phase drive the switches of their respective phase. A 50 kHz triangular wave is common to three phases. This supply configuration is shown in Fig. 5 . The supply delivers a dc of 60V dc , up to 300A to the output load.
IV. PERFORMANCE OF THE CONVERTER
The converter circuit has been optimized for its parameters namely L 1 , C 1 , C 2 , and the integral and proportional controller gains Ki and Kp to give good regulation, low THD, low ripple, unity power factor etc. The main circuit components to be carefully chosen are L 1 and C 2 , which have been selected by observing the performance of the converter over a range of values of L 1 , C 2 and the converter frequency F c . The nominal values of L 1 and C 2 have been arrived at assuming a lossless transfer of energy from the mains circuit to the load. Thereafter, the ripple and regulation performance has been simulated in a range of variations of L 1 and C 2 around the nominal values with due checks on the stability of the system. It has been observed that L 1 should be within 0.5 to 10 mH for circuit stability. The THD and ripple performance are shown in Fig 6. The best performance is obtained for a value of L 1 that is in the 4 to 6 mH range for frequencies F c between 5 to 50 kHz.
Similarly for L 1 = 4mH a plot of the THD and ripple voltage vs the converter frequency in Fig. 7 shows that they are low for a frequency F c between 20 to 50 kHz.
In the same way, the capacitor C 2 is varied between 0.1 and 0.5 F. It has been observed, as shown in Fig 8, that the circuit is stable and the THD is low for a capacitor C 2 that is between 0.2 and 0.7 F. The smaller value of 0.3 F has been chosen in this paper.
Similarly, starting from the nominal values of Ki and Kp these have been fine tuned to give a low rise time and good regulation keeping track of stability. The optimized parameters of the proposed supply at V dc = 60V and I dc = 200A are given in Table I . G's refer to the attenuation of the sampled signals, in the control loop. 
A. Waveforms in the Control Circuit
For the converter circuit values and parameters of the control as per Table I , Fig. 9 shows the simulated waveforms in the converter circuit and control circuit.
The waveform I R is the rectified mains current in the inductor L 1 , duly controlled by PWM. It is characterized by the linear rising and falling profile corresponding to the "storing" and "transfer" modes respectively. The succeeding set of waveforms are made up of the winding voltages and currents in the primary winding V p , I p and the secondary winding V s , I s of the dc-dc converter. The subscript A denotes that the converter is in phase A of the three phase circuit.
The waveform P is the PWM pulses that have been obtained by a comparison of V control and the 50 kHz triangular wave. Derived from this comparison are the converter switch drive pulses T1 through T4.
1) Waveforms during the Transfer Mode: The waveform T is the transfer mode waveform:
When T = '1', the circuit is transferring energy to the load R (I R is falling) and when it is '0' the energy is being stored in the inductor (I R is rising).
In the transfer mode, if the primary winding and secondary winding voltage waveforms of the converter in phase A, V P φA , and V S are seen, then it is observed that they have a rectangular shape (voltage pulse) since for a short period of the converter switching, V R at input is constant. The corresponding current waveforms of the converter in phase A, I P φA , I S are observed (in converter) to have "rising" waveforms, since they are transferring power to the inductive load (transformer) under the action of a rectangular voltage pulse. The voltage pulse in the primary winding V p shows an upward kick at the end of each pulse which is due to the "reverse" current flow from the inductive transformer flowing into the freewheeling diodes or converter switches.
2) Waveforms during the Storing Mode: Since in the PS-PWM scheme the "storing" and "transfer" modes alternate, the time period in which the 'transfer' (waveform) T is low, corresponds to the storing mode. In this period the inductor current I R increases in value linearly (energy is stored in the inductor L 1 ). Since in Fig. 9 the storing period is larger than transfer period, the overall value of I R increases in the waveform from left to right.
Further, since no transfer of the power to the load takes place in the converter during the storing period ('T1 AND T2' OR 'T3 AND T4' are ON shorting the primary winding), the waveforms in the primary and secondary windings have zero value in this period.
B. Behavior of the Phase A, B and C Line Currents
For the optimum values of the converter circuit parameters, given in Table I , the simulated waveforms of line currents in the three phases A, B, and C are shown in Fig 10. It can be seen that the line currents of phases A, B and C (I LφA , I LφB and I LφC ) are equal in magnitude and phase shifted by 120
• as balanced line currents. The THD in the line current is less than 4%. Fig. 10 also shows the rectified voltage V R and current I R prior to the converter. Fig. 11 and 12 show numerous simulated waveforms corresponding to the load current I dc = 100A and 300A. These waveforms show the transient as well as the steady state behavior of the voltages and currents at various nodes in the circuit.
C. Load and Line Regulation
In Fig. 13 and 14 the waveforms are given for the line voltage V L = 390V and 490V . The load and line regulation measured from expanded graph is ≈ 50µV /A and 50µV /V . Fig. 10 through 14 show the THD and harmonic spectra of the line current. It can be seen that the THD (as a percentage of the rms of the fundamental line current) varies between 7.45% to 3.65% being best in the optimized region of 300 A load and 440 V mains voltage. The percent of harmonic current for the first few harmonics in line A is also shown in these figures.
D. Total Harmonic Distortion

E. Dynamic Performance
The dynamic performance of the converter has been simulated by switching the load suddenly in the steady state. In Fig  15, 
V. CONCLUSIONS
A new approach to high performance telecom supply design has been described and validated by MATLAB simulations. The use of a 3-phase supply has permitted the realization of a high power 18 kW, 60 V dc supply with an I dc that is up to 300A. The use of a 3-phase ac mains supply lends itself to 6-pulse converters. This is achieved by connecting the converter's secondary windings from individual phases in series.
The technique of switched mode rectification SMR, and phase shifted PWM have been shown to give a sinusoidal line current with a unity power factor and a low THD. The PI voltage controller gives very good line and load regulation.
Extensive simulations have been carried out to give optimum values for the mains rectifier inductor L 1 and the output filter capacitor C 2 . Similarly, other parameters have also been optimized carefully and these have been given in Table I . A summary of the performance features for the proposed circuit are given in Table II. The advantages of the newly proposed circuit obtained by a combination of several ideas are summarized below:
Mains current is in phase with the voltage in each phase giving almost unity power factor.
Mains current is almost sinusoidal yielding a low total harmonic distortion.
Three phase circuit currents are balanced. Galvanic isolation is provided by a compact high frequency converter transformer.
Final output dc is 6 pulse rectified exhibiting low ripple and using a smaller filter capacitor.
Load and line regulation are good.
